Popular repositories Loading
-
vlsi-design-automation
vlsi-design-automation PublicForked from rmhanchate/vlsi-design-automation
Python implementation of VLSI Design Automation as a part of EC440 VLSI CAD project.
Python 1
-
EDA-tools-in-ASIC-Design-flow
EDA-tools-in-ASIC-Design-flow PublicEDA tools largely use heuristic methods to arrive at solutions for the various stages of design flow. The implementation of general algorithms and data structures becomes more interesting when mixe…
Python 1
-
FIR-Filter-using-adders-to-meet-tight-constraints-VHDL
FIR-Filter-using-adders-to-meet-tight-constraints-VHDL PublicOptimizing a 10 stage FIR filter and reducing the area needed and the clock period By more than 50%, using Modelsim and Synopsys Design Compiler tools for Synthesis
VHDL 1
-
-
5-DAYS-VSD-LOW-POWER-USING-NGSPICE
5-DAYS-VSD-LOW-POWER-USING-NGSPICE Public5 DAYS LOW POWER DESING WORKSHOP USING NGSPICE
-
If the problem persists, check the GitHub status page or contact support.